- (Original) 16. The information storage device of claim 13, wherein the seriesconnected magnetic tunnel junctions have shared pinned layers.
- (Original) 17. The information storage device of claim 13, wherein hysteresis loops of series-connected junctions are nested.
- (Original) 18. The information storage device of claim 13, wherein the sense layers in the series-connected first and second junctions have different shapes.
- (Original) 19. The information storage device of claim 13, wherein the sense layers in the series-connected first and second junctions have different sizes.
- (Original) 20. The information storage device of claim 13, wherein the sense layers of the series-connected first and second junctions have different thicknesses.
- (Original) 21. The information storage device of claim 13, wherein the sense layers of the series-connected first and second junctions are made of different materials.
- (Original) 22. The information storage device of claim 13, wherein the seriesconnected first and second junctions have distinguishably different delta resistances, whereby each memory cell having series-connected junctions has at least four distinguishable logic states.

- (Canceled) 9. The memory cell of claim 1, wherein the sense layers of the first and second devices have different shapes and sizes.
- (Canceled) 10. The memory cell of claim 1, wherein the sense layers of the first and second devices have different thicknesses.
- (Canceled) 11. The memory cell of claim 1, wherein the sense layers of the first and second devices are made of different materials.
- (Canceled) 12. The memory device of claim 1, wherein the first and second devices have distinguishably different delta resistances, whereby the memory cell has at least four distinguishable logic states.
- (Original) 13. An information storage device comprising: an array of memory cells; and

a plurality of first and second traces for the array, the first and second traces extending in different directions;

each memory cell being at a cross point of a first trace and a second trace;

at least some of the memory cells including series-connected first and second magnetic tunnel junctions, sense layers of the first and second junctions having different coercivities.

- (Original) 14. The information storage device of 13, wherein each first magnetic tunnel junction includes a first sense layer and a first pinned layer; and wherein each second magnetic tunnel junction includes a second sense layer and a second pinned layer.
- (Original) 15. The information storage device of claim 13, wherein the sense layers of the series-connected junctions are connected in series; and wherein the series-connected sense layers are separated by a layer of non-magnetic material.

(Canceled) 23. A method of fabricating a magnetic memory device, the method comprising:

forming a first stack of magnetic memory layers on a substrate, the first stack including a first sense layer;

forming a second stack of magnetic memory layers on the first stack, the second stack including a second sense layer;

the first and second sense layers being made to have different coercivities.

- (Canceled) 24. The method of claim 23, wherein the second stack is deposited on the first stacks; the first and second stacks are patterned into bits having a first shape; and at least the sense layer of the second stack is re-patterned into a different second shape.
- (Canceled) 25. The method of claim 23, wherein the sense layers of the first and second stacks are made with at least one of different size, shape and material.